Design of Low Power 8-Bit Binary Comparator using Low Power Reversible Gate

Authors:DIVYA HANEESHA, B.SRINIVAS

0986-0989

Medical Image Fusion using Xilinx System Generator in FPGA

Authors:V. CHAITANYA DEEPTHI, P. SURYA PRASAD

0990-0993

Design and Verification of APB to SPI Interface

Authors:D. ANJALI, A. RADHIKA

0994-0998

Design of low Power All Digital Phase Locked Loop for SerDes

Authors:JOGI GANESH, K.SURESH BABU

0999-1003

3D Integration for Multicore Processor of L2 Memory Design

Authors:P.VISHNU VARDHAN, S.ISMAIL SAHEB

1004-1007

A Novel Way to Deal with Figure It out Built -In-Self –Test (BIST) Enabled UART Using VHDL

Authors:UMADEVI GANGAVARAPU, G. MAHENDTA

1008-1012

Low-Latency High-Throughput Systolic Multipliers GF (2m) Over For NIST Recommended Pentanomials

Authors:B. SATEESH KUMAR, S. MURALI KRISHNA, KOTHAPALLI SAIDULU

1013-1015

BIT-Level Optimization of Adder-Trees for Multiple Constant Multiplications for Efficient Fir Filter Implementation

Authors:KORRA MADANLAL, P. MANOJ KUMAR, KOTHAPALLI SAIDULU

1016-1020

A High Speed, Energy Efficient MAC Unit using Modified Wallace Tree Multiplier and Parallel Prefix Adders

Authors:I. SATISHBABU, G. MAHESH, N. POSI LAKSHMI

1021-1026

A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistance Circuits

Authors:SYEDA NUZHATH FAREEDA, M. RAMU, G. BABU

1027-1031